


6.896  
 4-12-2004  
 Lecture 16.1  
 BRADLEY C. KUSEMAN

More CMOS circuits


MUX:




TRUTH TABLE

S	A	B	D
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


MADE OF GATES




||| add inverted inputs



||| ~~add~~ by DeMorgan's



~~But~~ We can implement muxes with pass-transistor gates




truth table

S	A	B	D
0	0	0	?
0	0	1	?
0	1	0	0
0	1	1	1

} no v.ike provided  
 } somewhat weaker

MUX



if S is 1 the top pass gate ~~is~~ allows A through  
 else the bottom gate lets B through.


6.896  
 4-12-2004  
 Lecture 16.2

More CMOS circuits:

~~Resistors + latches~~

STATE:

Level-sensitive clocked latches:




~~basic~~  
 Truth Table

D	$\phi$	Q
0	0	D
1	0	D
X	1	Q

if  $\phi=0$  pass data through  
 if  $\phi=1$  freeze output

In logic




Q: Why does this work?

A: capacitance here holds the old value long enough for the circuit to stay stable when  $\phi=1$

Brief review of EE by analogy to water  
 electrical circuit  $\leftrightarrow$  water circuit  
 capacitor  $\leftrightarrow$  holding tank  
 resistor  $\leftrightarrow$  a pipe


Using pass gates



6.896  
 4.12.2004  
 Lecture 16.3

Level sensitive Dynamic Latch.

Why better to ~~reset~~ "restore" it with feedback?  
 with a capacitor.



Often with a lot of capacitance in ~~accounts~~ ~~cross~~  
 if  $\phi$  runs fast enough ( $> 1000\text{ Hz}$  e.g.) then this is OK.

~~Two-phase clocking~~

Level-sensitive latches are a little tricky - cannot make  
 a static machine with ~~that~~ that circuit



when  $\phi = 0$  there is a loop through the C.L.


or

6.896

4-12-2004

lecture 16.4

Two phase nonoverlapping clocks




$\phi_1$  ~~low~~ +  $\phi_2$  low  
don't happen at the same  
time

when  $\phi_1$  is low data passes through

first latch, +  $\phi_2$  holds its old value.

then when  $\phi_2$  is low,  $\phi_1$  is up, so it holds the  
value coming out of C.L., and data flows through  $\phi_2$



Will this work?


what if  $\overline{\phi_1}$  and  $\phi_1$  get a little misaligned so  
they low parts overlap?

It is ok. if the C.L. has a long enough ~~delay~~  
contamination delay.

OR if you arrange  $\overline{\phi_1}$  to be non-overlapping

6896  
4.12.2004  
16.5


~~RAM~~  
Random Access Memory




An array of  $N=2^n$  bits  
 $A_0, \dots, A_{n-1}$  names the bit  $b_i$   
 at  $\phi$  if  $w$  then write  $D_w$  to  $b_i$   
 else  $D_{out} = b_i$

Divide and Conquer

Base case:  $n=0$



$n > 0$



6.896  
4.12.2004  
16.6

## Analysis of RAM

critical path:


$$T(0) = \Theta(1)$$

$$T(n) = 1 \text{ gate} + 1 \text{ mux} + T\left(\frac{n-1}{2}\right)$$

$$= \Theta(n)$$

$$= \Theta(\log N)$$

Area: Need a layout



width:

$$w(n) = \Theta(1) + w\left(\frac{n-1}{2}\right)$$

$$= \Theta(n) = \Theta(\log N)$$

height

$$H(n) = \Theta(1) + 2 \cdot H\left(\frac{n-1}{2}\right)$$


$$= \Theta(2^n) = \Theta(N)$$

Q: Can we do better? ~~lots of wasted space~~

A: Yes - ~~irregular~~



6.896  
16.7  
4-12-2004





total ~~area~~ width:  
 $O(\log N) + O(\sqrt{N} \cdot \log N)$

total height  
 $O(\log N) + O(\sqrt{N})$

total area =  $O(N \log N)$  not better yet!

6.896  
/6.8  
4-12-2004

But for small  $N$  we do "wired or"



width =  $\Theta(N)$   
area =  $\Theta(N)$

two issues:


Q1) if no one drives the line, what happens?

A: Don't care. The MUX doesn't look at it.

Q2) performance: ~~to~~ to drive a long wired or takes time.



$\beta(\sqrt{N})$  ~~with~~  $\sqrt{N}$  ~~transistors~~







6.896  
11.9  
4-12-2004

"Now we need to understand RC circuits"

RC circuits



two properties of electricity

current (AMPS) (V) [ think current of water in a pipe ]

potential (VOLTS) (I) [ think pressure of water in a pipe ]

Resistor:  $V = I \cdot R$  or  $\frac{V}{R} = I$  (more flow if you push harder)

Capacitor:  $\int I dt = V \cdot C$  (as you pump current through, the voltage goes up.)  
 $\Rightarrow I = \frac{dV}{dt} \cdot C$

OR RC circuit

$$\int I dt = I \cdot RC \Rightarrow V = \frac{dV}{dt} \cdot RC$$

this is a differential equation with solution of the form

$$V = e^{t/\tau} + b \quad \text{for } a, \tau \text{ and } b$$

$$e^{t/\tau} + b = \frac{1}{\tau} e^{t/\tau} \cdot RC$$

$$\Rightarrow \tau = RC$$

$\tau$  is the "time constant" for the RC circuit



16.10

so our direct  $h_n$

$$R = \Theta(1)$$

$$c = \Theta(\sqrt{n})$$

$$\text{so } T = \Theta(\sqrt{n})$$

Next time we'll improve on this